

Reliability Challenges in Advanced Technology Node


Chris Changze Liu 刘长泽

Design For Reliability Team, Hisilicon, Huawei, China
liuchangze@huawei.com




Reliability in Advanced FinFET

- FinFETs with HK/MG was introduced in Intel 22nm, Samsung 14nm, TSMC 16nm and scaling to 7nm
- 3D FinFET brings some new Q&R challenges, especially self-heating effects.
- Reliability variation is another concern in nano-scale device.



S. Ramey - Intel, *IRPS Tutorial* 2014



C.Liu- Samsung, *IRPS* 2015


Outline

- **Self-Heating Effects**
- **Reliability Variations**
- **Product Reliability Qualification**
- **Conclusion**


Outline

- **Self-Heating Effects**
- Reliability Variations
- Product Reliability Qualification
- Conclusion


Fin Device Self-Heating



[Planar FET]




[FinFET]



- FinFET has worse heat dissipation than planar
- >3X more heat than Planar transistor
- Taller Fin shows more Self-heat effect

Characterization Method

(a) Using special test structures





		Comments
Metal resistor	Ref [1]	Indirect
Junction Diodes	Ref [1]	More direct
Metal Gate	Ref [2]	Indirect
Pulse IV	This study	More direct

[1] 2013 IRPS, Prasad et al.



[2] 2015 IRPS, Liu et al.

(b) Pulse IV on RF structures



- Quick and direct way
- Thermal time constant


Geometry Dependence



- 2D contour map for Self-heat can be characterized, modeled for design
- $\Delta T(\text{SH})$ rise is more sensitive to #Fin of change than the #of Finger change



Design Simulations

IP blocks	SH Tool Temp. extraction	HTOL
PLL	3°C	Passed (500hr)
ADC	2°C	
Temp Sensor	<1°C	
Regulator	4°C	
HDMI	3°C	




- Self-Heat modeling is incorporated into thermal simulation flow, shows <5C for SH for most blocks
- Thermal imaging of an IP block showing temp increase with Vdd was within 4C suggesting any $\Delta T(\text{SH})$ was minimal
- HTOL and simulation (including corners) were done at higher temperature to check and cover for any SH induced effects

HCI vs. SHE




- Effect of self-heating does not cause large HCI in NFET
- PFET shows large reduction hence decoupling needed
- After decoupling SHE with pulse HCI method, HCI aging becomes comparable




On State TDDDB vs. SHE

- Planar: TDDDB Channel On ~ TDDDB Vg only
- FinFET: TDDDB Channel On << TDDDB Vg only



Worse TDDDB with Channel On





Higher temperature due to self-heating effect

TSMC FinFET, IRPS '14

Metal EM vs. SHE

- Temperature rise on M1 is ~30% lower than that of the metal gate and ~50% lower than the channel



- Self-heating temperature rise on metals requires different EM Jmax at the overall given temperature
 - DR can specify suitable rating factors for different temperatures to define the allowed Jmax at the local hot spots


$$J_{\max} @ \text{Temp} = \text{Rating Factor} * J_{\text{spec}}$$

TSMC FinFET


Outline

- Self-Heating Effects
- **Reliability Variations**
- Product Reliability Qualification
- Conclusion


Nano-Reliability




V_{dd} : Nominal Voltage
for the certain node



Nano-Reliability




V_{dd} : Nominal Voltage
for the certain node




Nano-Reliability



Large area devices



Small area devices Average line (60 FETs)




Nano-Reliability





- Higher stress does not increase the single trap step in average
- Only activate more individual traps

Nano-Reliability






- **Scaling trend of STID and N (mean value)**
 - ✓ STID shows a trend of ($\propto 1/\text{WL}$)
 - ✓ N shows a trend of ($\propto \text{WL}$)
- **The universal trends (no process dependence) indicate that new material or structure does not change the fundamental trap behavior**

Nano-Reliability




- Comparison of STID distribution shows $n_{HCI} > p_{NBTI} > n_{RTN} \sim n_{PBTI}$
- A possible location: n_{HCI} (interface), p_{NBTI} / p_{RTN} (IL), n_{RTN} (HK layer)

Device Variation due to BTI



- BTI variability increases with the reduced #Fin(Area)
- Product design leverage mostly 2~4 Fins
- Median V_t -shifts are same for different number of Fins

BTI Variation on SRAM



Focus on **PU** mismatch due to NBTI

BTI Mismatch

$$\sigma^2(MM_BTI)$$



$$= \sigma^2(BTI_L) + \sigma^2(BTI_R) - 2\text{Cov}(BTI_L, BTI_R)$$

$$= 2\sigma^2(BTI), \text{ 100\% random components}$$

$$\sigma(MM_BTI) = \sqrt{2}\sigma(BTI)$$

- Focus on the NBTI in PMOS PU, much more important than PBTI in NMOS
- BTI mismatch is modeled based on the conventional Vth mismatch model
- BTI mismatch STD is determined by its systematical vs. random components.



BTI Variation on SRAM




- PU Vth mismatch is increased by 10% in EOL
- Due to the fact that BTI and Vth has no correlation, the EOL Vth mismatch can be modeled using:

$$\sigma^2(MM_EOL) = \sigma^2(MM_T0) + \sigma^2(MM_BTI)$$


BTI Variation on SRAM



- Cell level characterization with NBTI degradation in PU
- BTI impacts can be seen in butterfly curves after
 - $N0=V_{dd}=V_{stress}$
 - $N1=V_{dd}=V_{stress}$





BTI Variation on SRAM



- RTN impact is also measured with cycling tests
- Cannot find the noise using regular resolution, due to RTN has smaller impacts than BTI
- RTN is observed with increasing the voltage resolution by 100X.

BTI Variation on SRAM



- BTI impacts are much larger than RTN
- BTI shows lower value in cell than in transistor
- An empirical EOL SNM model is proposed



EOL SNM Model

$$\mu_{SNM}(EOL) = \mu_{SNM}(T0) - k\mu_{BTI}$$

$$\sigma_{SNM}^2(EOL) = \sigma_{SNM}^2(T0) + k^2\sigma_{BTI}^2$$

where k is the slope value

BTI Variation on SRAM




- For a given chip, FBC slope shows clearly increase in additional to the voltage shifts after product HTOL stress
- Chip to chip V_{min} distribution also shows a wider distribution with the increased HTOL aging time

Outline

- Self-Heating Effects
- Reliability Variations
- **Product Reliability Qualification**
- Conclusion


Limiting Reliability Mechanisms




In $TTF \sim V^{-n}$, SGN TDDB >50 , SGP NBTI ~ 28

- In product, intrinsic TDDB is not a limiter
- NBTI aging becomes limiter for product V_{min} -shift

Product HTOL Condition





Qual: 500hr → 168hr → 48-96h



- VAF increase with technology scaling
- Qual: 168-500hr → accelerated to 48-96hr (5-10X ↓)
- Wearout can be tested at much longer >500hrs
- <200ppm level of >10K+ units stress tested

Product HTOL, ΔV_{min} recovery






Early non-optimized stress

- Accelerated HTOL can result in ΔV_{min} -shifts
- Bake helps accelerate recovery process. Allows to distinguish the subtle defects with $\Delta V_{min} > 70-100\text{mV}$
 - Bake $E_a = 0.05\text{eV}$, consistent with NBTI recovery $\sim 0.04-0.06\text{eV}$

Drop Tests – Board Level Rel.


■ Drop Test System




- BLR test was performed to ensure no mechanical issues with our products
- Integrity of interconnection in the test board was monitored by in-situ measurement of electric resistivity

• Drop condition (JEDEC STANDARD 22-B104-B)

Service condition	Acceleration Peak (G)	Pulse Durations (ms)	Height (cm)
B	1500	0.5	112
F	900	0.7	76.2



■ Solder Joint Reliability Example (*not 14nm Products discussed here)



Reliability Items	S.S.	Result	Remark
Compound stress	55ea	0F/55 @1000drop	* HTOL → HTS/TC → Drop
After SMT	55ea	0F/55 @1000drop	* SMT: Surface mount tech.
After uHAST	97ea	0F/97 @300drop	* uHAST (130C/85%) 96h
Mass data	300ea	0F/300 @300drop	

Outline

- Self-Heating Effects
- Reliability Variations
- Product Reliability Qualification
- **Conclusion**

Conclusions

- **FinFET structure brings self-heating issues to performance as well as reliability: HCI, TDDB, EM...**
- **Reliability variations will further increase in future advanced technology node: nanowire, nanosheet in next**
- **Product level reliability also needs improved methodology due to new issues in advanced processes**