串行数据链路分析 (SDLA)

信号频率加快和幅度变小为计算机、通信及内存总线的测试带来挑战。 泰克的高级串行数据链路分析解决方案可实现检定、一致性和调试工作之间的无缝过渡,加快产品上市时间。

码型数据库

Title
采用80SJNB Advanced的均衡和串行数据链路分析方法(SDLA)应用指南

本应用注释描述了有关损耗/频散(lossy/dispersive)通道的串行数据标准所用的测试和测量方法论,此方法论在接收器关闭眼图,并使用均衡(FFE/DFE)来“睁眼”。同时,对有关接收器的测量和有关发射器的建议测量做了对比,并介绍了串行数据设计人员和测试工程师感兴趣的其他SDLA概念。

DesignCon 2015 文章 – 320 Gbit/s 背板系统的混合建模测量检定本文探讨一个难以完全测量和反嵌的多通道以太网背板 320 Gbit/s 系统案例研究,实现了建模、反嵌和测量的混合方法,探索度量方法的改进和结果的独立验证,并讨论在 28Gb/s 和 10Gb/s 速率条件下使用的方法。
Correlation of Measurement and Simulation Results using IBIS-AMI Models on Measurement Instruments (DesignCon 2014)

This paper will illustrate how measurement results using S-parameters and IBIS-AMI models correlate with simulation results on a SAS 12Gb/s server card, as compared to using reference equalizers in the measurement system. 

Validation & Analysis of Complex Serial Bus Link Models (DesignCon 2013)
串行数据链路分析

SDLA Visualizer软件为计算嵌入滤波器和反嵌滤波器、进行实时测量和仿真提供了全面的功能。本应用指南重点介绍嵌入和反嵌操作及测量实例。

Watch this video to get an overview of the new Link Training Tool, which forms…

1:31

The MSO/DPO70000 Series oscilloscope delivers exceptional signal acquisition…

5:49
标题
Advanced Jitter and Noise Analysis new webinar that covers advances in the popular DPOJET timing & jitter analysis toolset
How to Address Your Toughest Serial Bus Design Challenges with EDA and Measurement Correlation

This Tektronix webinar will teach engineers how to use modeling tools to correlate simulations with high-speed physical layer measurements on Serial Bus Standards using the DPO/MSO70000 Series Oscilloscopes.

Using SDLA Visualizer

Learn how to open closed eyes using equalization techniques and how to de-embed reflections and loss caused by the measurement setup using SDLA Visualizer for Tektronix Real-Time Oscilloscopes.

泰克DPO/DSA70000B示波器引领下一代高速串行测试

在当今的电子产品研发过程中,各种日新月异的高速数据传输接口层出不穷。能否在产品中高效率、高质量的应用这些技术,并在最短的时间内推向市场,成为各家芯片、电子设备以及系统集成商所关心的问题...

TDR Analysis for S Parameter Creation

This webinar reviews TDR basics and the ability to create S-parameters using TDR/TDT measurements to validate high speed channels for debug or de-embedding in a Serial Data Link Analysis application.

Go to top