CN
当前地点
×
CN

选择下面的区域更改地点:

切换菜单
CN
当前地点
×
CN

选择下面的区域更改地点:

联系我们

与泰克代表实时聊天。 工作时间:上午 9:00 - 下午 5:00(太平洋标准时间)。

电话

致电我们 1-800-833-9200

工作时间:上午9:00-下午5:00(太平洋标准时间)

下载

下载手册、产品技术资料、软件等:

下载类型
型号或关键字

Dini Group Turns to Tektronix Certus to Tackle Daunting FPGA Prototype Challenges


54W-28508-0_Dini-Group-Case-Study-54W-28508-0-190

Customer Solution Summary

Challenge: The debug of ASIC prototypes is a major productivity bottleneck for Dini Group and its customers. Due to long FPGA re-compile times, debug is a slow and painful process when using traditional tools.

Solution: Version 2.0 of the Tektronix Certus ASIC Prototyping Debug Solution has given Dini Group designers direct access to thousands of RTL-level signals in their FPGAs, reducing the need to re-compile for each new set of debug probes and changing the way they approach overall FPGA debug.

Benefits: The Dini Group has realized significant time savings using Certus 2.0 primarily by reducing debug re-compile iterations. For one of their designs in the high-performance computing segment, each place and route iteration of the FPGA took more than three hours to complete. By using Certus 2.0 and speculatively instrumenting a large number of signals, Dini Group was able to reduce debug iterations from about 30 down to three, saving weeks of debug time on this one design alone.